Abstract—Modern many-core systems in the dark silicon era face the predicament of underutilized resources of the chip due to power constraints. Therefore, hardware accelerators are becoming popular as they can overcome this problem by exercising a part of the program on dedicated custom logic in an energy efficient way. However, efficient accelerator usage poses numerous challenges, like adaptations for accelerator's sharing schedule on the many-core systems under run-time varying scenarios. In this work, we propose a power-efficient accelerator allocation scheme for adaptive many-core systems that maximally utilizes and dynamically allocates a shared accelerator to competing cores, such that deadlines of the executing applications are met and the total power consumption of the overall system is minimized. The experimental results demonstrate power minimization and high accelerator utilization for a many-core system.

I. INTRODUCTION AND RELATED WORK

Reduced transistor sizes in the modern fabrication technologies have led to new unforeseen challenges for system designers. Specifically, the failure of Dennard’s Scaling [1] has resulted in the emergence of the Dark Silicon age, where the chip’s real-estate cannot be 100% utilized continuously, at full capacity. In fact, current predictions [2] suggest that only 30%-50% of the chip’s available resources will be bright (fully utilized) for 8nm technology, while the rest will be kept dark (unutilized) or gray (partially utilized or underutilized). This forced underutilization emerges from the fact that power per unit of area is increasing monotonously with increasing transistor density. Therefore, the temperature of the chip may reach levels which will not be contained by the available state-of-the-art coolants and result in permanent damage of the chip. Thus, power-efficient designs are of primary importance for modern systems [3]. However, high power-efficiency can be gained via ASIC or FPGA implementations, at the cost of reduced flexibility and high time-to-market limitations.

In order to combine the advantages of both programmable and application-specific custom architectures, accelerators based many-core systems are becoming increasingly popular in industry [4][5]. Accelerators are usually high complexity parts of programs (called tasks) implemented in custom hardware, and a programmable core1 can offload its tasks to these accelerators. Accelerators naturally lend themselves to occupy the underutilized chip’s area. In addition to increasing the Bright Silicon, accelerators are designed to quickly process the assigned tasks. Therefore, accelerators are fundamental to high complexity, deadline-conscious applications. Examples include video encoding and decoding [6] (also see Intel’s Quick Sync Technology), software defined radios [7] etc.

For ease of discussion, we broadly classify accelerators into three categories, based upon their flexibility and access mechanisms. First are the in-core accelerators, which are embedded as a part of the programmable core’s computation pipeline (e.g. Nios II custom instructions [8][9], vector instructions [10]). However, note that these accelerators can only be accessed by the corresponding core, and they are a part of the execution stage of the computational pipeline.

1 In the following text, a core refers to a programmable entity (a CPU), which can run the software code and access the accelerators.

Therefore, these accelerators exhibit the least flexibility as these accelerators can only be accessed by their cores.

The second category is clustered accelerators, where an accelerator can be accessed by only a specific set of cores and resides in vicinity of these cores. Such accelerators are also called tightly-coupled accelerators. Schemes like [11][12] are available to schedule the accelerator’s sharing with the corresponding cores by offloading their tasks, using past-predicts-future paradigms and dynamic programming. However, these schemes do not consider the complete power consumption of the system, and neither do they account for the deadlines of the running applications.

The third and the most flexible category of accelerators can be accessed by all the cores (e.g. via a Network on Chip, NoC) and are called decoupled accelerators or loosely-coupled accelerators. It is evident that the clustered and decoupled accelerators are the most versatile and offer maximum advantages. However, state-of-the-art scheduling schemes presented in the literature [13][14][15][16][17] for decoupled accelerators usually try to reduce the resources used, maximize the processing speed, or, reuse the accelerators’ memory as cache or reconfigurable logic. However, no reference to the power consumption, frequency tuning of the cores and deadlines of the applications is made.

Problem: In a nutshell, a single accelerator is shared by multiple cores in the clustered and decoupled accelerator categories. Since this accelerator can only be allotted to a single compute core at a given time, therefore, some of the applications running on these cores might miss their deadlines, or these applications might change their workload at runtime. Further, it is possible that the accelerator is not continuously utilized (i.e. accelerators are darkened) which defeats their purpose of providing power- and complexity-efficiency. In addition, it is also possible that in order to meet the deadlines, higher than required power is pumped to the cores. This will increase the power consumption of the system, and therefore, elevate the chip’s temperature.

A. Our Novel Contributions

In this work, we address the following problem: How to allocate the shared hardware accelerator among the competing cores, such that the hardware is fully utilized, all application deadlines are met and the power consumption of the complete system is minimized under a specific set of running frequencies? We propose an adaptive accelerator allocation scheduling scheme, for utilizing a shared hardware accelerator by multiple, concurrently running applications. This schedule not only accounts for meeting the deadlines of the applications, it also helps to reduce the dynamic power by determining the voltages and frequencies of the cores. Once a core offloads its tasks to the accelerator, the core can go into sleep state which further reduces the power/temperature of the system. Summarizing, we propose:

Accelerator allocation schedule to allocate the shared hardware accelerator among the competing cores such that the hardware accelerator is maximally utilized.

Power-efficient frequency tuning of the cores such that deadlines are met by all running applications, by distributing the workload on the programmable cores and the hardware accelerator, and the power consumed by the many-core system is minimized.
The outline of our novel contributions and the proposed architecture are shown in Fig. 1. As noted, the “System Monitor and Control” generates the appropriate signals to determine the frequencies of the cores and the accelerator allocation by deriving and solving an optimization problem based upon the system parameters. Cores, accelerator, and the external memory are connected via interconnect fabric. The accelerator consists of an arbiter to determine the core accessing the accelerator, read write control circuitries to access on-chip or off-chip memories, and internal SRAM scratchpad memory. Note that we assume that the task which can be offloaded to the accelerator can also be done locally by the core (via software). Further, we assume that the frequencies of the cores can be independently adjusted and the clock frequency of the accelerator is constant and very low (i.e. the accelerator is always bright).

Paper Organization: A basic overview of the hardware acceleration and its association with the system dynamics is given in Section II. Section III discusses the system model, optimization problem and the resulting accelerator scheduling scheme. Experimental setup and evaluation is presented in Section IV and the paper is concluded in Section V.

II. SYSTEM ANALYSIS

For a given set of applications and their associated deadlines, there is a system power that can be pumped in which just satisfies all the deadlines. This minimum power ($p_{\text{min}}$) can determine the most efficient clock frequencies of the cores. Finding this power will result in maximum power savings for the system. Pumping a power lesser than $p_{\text{min}}$ will result in deadline violations. Conversely, pumping more power than $p_{\text{min}}$ will needlessly increase the power consumption and also lift the temperature of the chip. Therefore, one of the prime motives of this work is to find $p_{\text{min}}$.

This concept is graphically shown in Fig. 2(a). The figure shows the relationship of the time consumed by the application on the core for the given frequency of the core and the percentage of the total tasks offloaded to the hardware accelerator. As noticed, by increasing the offloading percentage, the time consumption of the application running on the core reduces significantly. At the same time, it must be noted that increasing frequency also causes a reduction in the time consumption. This means that a suitable amount of offloading percentage and frequency of the core can be determined, which will result in the deadline constraint being met (i.e. the execution time below some threshold value). Therefore, both these factors must be considered while designing shared accelerator architecture and appropriate selection of these factors can result in high power savings.

Further, as previously mentioned in the Dark Silicon perspective, a core should not continuously run at a high frequency. This concept is shown in the Fig. 2(b), where x-axis denotes the accelerator usage percentage and y-axis is the energy consumption of the system. Note that increasing the amount of offloading results in reduced energy. Further, the trend between the dynamic energy consumption and the percentage of offloading is linear. Thus, the tasks can be offloaded to the hardware accelerator and the core can go into sleep mode, by which the dynamic power and temperature of the core can be reduced. This also points out to the important observation that maximum power savings of the system can be achieved if the associated hardware accelerator is fully utilized.

III. POWER-EFFICIENT ACCELERATOR ALLOCATION

Based upon the system analysis presented in the previous section, we propose our power efficient acceleration allocation scheme. For the following discussion, assume that several applications (or independent threads of an application) are concurrently running on each compute core. In the coming text, we will only use applications for demonstrating the proposed scheme. However, our scheme is equally applicable to concurrently running threads of an application. Each application has an associated set of tasks, which must be finished within the given deadline. These tasks can either be run on software or hardware. Our objective is to allocate the accelerator to these applications, such that the total power is minimized and system meets the application(s) deadline(s). We begin with modeling the system, and then present a scheduling scheme to determine the best accelerator allocation.

A. System Modeling and Objectives

Consider that the system has $n_{\text{cores}}$ cores, competing for an accelerator. The application $i$ consumes $t_{i,c}$ seconds and $t_{i,h}$ seconds when its corresponding task is run on software and hardware respectively. An example accelerator allocation is diagrammatically shown as an example in Fig. 3(left). This figure shows the time consumption of each application on the programmable core and the hardware accelerator. Notice that for an epoch of $t_i$ seconds, the total time for which the accelerator is engaged by the cores is given by $t_i t_{i,h}$. For the set of variables used in this paper, refer to Fig. 3(right).

Our objective is to minimize the power consumption of the complete system. If the power of a core $i$ is a function of its frequency $f_{i,c}$, then, mathematically, our objective is:

$$
\min \left( \sum_{i=0}^{n_{\text{cores}}-1} P_i \left( f_{i,c} \right) \right)
$$

(1)

At the same time, we want to maximize the hardware utilization, i.e. the difference between the epoch time and the time for which hardware is engaged ($t_{i,h}$) should be as small as possible. In order to do so, we proceed by writing the total cycles processed per second on the accelerator, by all the cores to be equal to:

Fig. 1: Overview of our novel contributions

Fig. 2: (a) Time consumed for a given core frequency and percentage of offloading and (b) dynamic energy consumed by the core for a given percentage of offloading the task “4×4 Mean/Variance” to the accelerator.

Fig. 3: (Left) Breakdown of an example execution time on a 4-core system and a shared accelerator, (right) variables used in this work.
\[ c_{h,i}n_{h,i} + c_{h,i}n_{h,i} + \ldots + c_{h,i}n_{h,i} = \sum_{i=0}^{n_a-1} c_{h,i}n_{h,i} \quad (2) \]

In this equation, \( c_{h,i} \) is the number of cycles per task and \( n_{h,i} \) is the number of tasks per second for application \( i \) on the accelerator. Therefore, if the difference \( t_{th,i} \) needs to be minimized, we need to match the number of cycles processed per second on the accelerator to its clock frequency \( f_h \). Note that the hardware is running at a fixed frequency. Mathematically, this constraint can be written as:

\[ \sum_{i=0}^{n_a-1} c_{h,i}n_{h,i} = f_h \quad (3) \]

Additionally, since the deadlines should be met, therefore, the additional constraint is:

\[ n_{i} + n_{h,i} \geq t_i \quad \forall i \in \{0, \ldots, n_a - 1\} \quad (4) \]

This equation shows that the number of tasks per second on the hardware \( n_{h,i} \) and software \( n_{i} \) should at least equal the number of total tasks of the application \( i \) per second \( (n_i) \).

Moreover, the clock frequencies of the cores should be bounded. Thus, we have an additional constraint that:

\[ f_{\text{min}} \leq f_{i} \leq f_{\text{max}} \quad (5) \]

### B. Optimization Algorithm

In order to optimize the above function given in equation (1), we are required to derive \( p(f_{i}) \) in terms of the system parameters which we can tune. If the cycles per task \( (c_{i}) \) and the number of tasks per second \( (n_{h,i}) \) on accelerator by applications \( i \) are known, we can determine the time spent by application \( i \) on accelerator by using:

\[ t_{h,i} = \frac{c_{i}n_{i}}{f_{h}} \quad (6) \]

Thus, the time consumed on core \( i \) \( (t_{i}) \) can be determined by using the following relation:

\[ t_{i} = t_{th,i} = t_{i} \quad (1 - \frac{c_{i}n_{i}}{f_{h}}) \quad (7) \]

Using the above equation, the frequency of the core can be determined by:

\[ f_{i} = \frac{c_{i}(n_{i} - n_{h,i})}{t_{i}} \quad (8) \]

In this equation, \( c_{i} \) is the number of cycles of per task of application \( i \) in the software. Here, we used the identity given in equation (4). Now, by inserting equation (8) in (1), the power consumed by a core can be written as:

\[ p_{c}(f_{i}) = p_{c}\left(\frac{c_{i}(n_{i} - n_{h,i})}{t_{i}}\right) = \frac{\alpha - \beta n_{h,i}}{1 - \gamma n_{h,i}} \quad (9) \]

In this equation, \( \alpha, \beta \) and \( \gamma \) are constants given by:

\[ \alpha = c_{i}n_{i}/t_{i} \quad \beta = c_{i}/t_{i} \quad \gamma = c_{i}/f_{h} \quad (10) \]

Therefore, the complete objective function with constraints can be collectively written as:

\[ \min \left(\sum_{i=0}^{n_a-1} p_{c}(\alpha - \beta n_{h,i})/1 - \gamma n_{h,i}\right) \quad (11) \]

subject to:

\[ \sum_{i=0}^{n_a-1} c_{h,i}n_{h,i} = f_h \]

\[ n_{h,i} + n_{i} \geq t_i \quad \forall i \in \{0, \ldots, n_a - 1\} \]

\[ f_{\text{min}} \leq \frac{\alpha - \beta n_{h,i}}{1 - \gamma n_{h,i}} \leq f_{\text{max}} \quad \forall i \in \{0, \ldots, n_a - 1\} \]

As noted, the optimization objective given in equation (11) is to find an appropriate number of tasks which are offloaded to the accelerator \( (n_{h,i}) \), for all applications. However, the optimization algorithm presented in the above equation is non-linear, even if we consider that power and frequency approximately forms a linear relationship for the given set of frequencies.

In our case, the optimization (finding the value of \( n_{h,i} \) for all applications) is achieved using Nelder-Mead method [18]. Nelder-Mead is a greedy algorithm that iteratively determines the value of the given objective function \( (v) \) for the given inputs and moves towards an optimum. The advantage of using Nelder-Mead method is that it does not require the derivatives of the objective function to be calculated.

In each iteration of the Nelder-Mead algorithm, the objective function is evaluated for the set of inputs \( (n_{h,i}) \) in this case) to determine the "cost" of these inputs. That is, for the given \( n_{h,i} \), the value of \( v = \sum p_{c}(f_{i}) \) is computed. Since in our case, constraints bound the search trajectory to find the optimum, therefore, we have modified the original constrained optimization problem into an unconstrained problem. Specifically, we use penalty function method. The function is evaluated as given in Fig. 4. Here, the cost of the function increases if the difference between \( t_i \) and \( t_{h,i} \) increases (maximum accelerator utilization, line 6, equations(2)-(3)). Since we require maximizing the accelerator utilization, therefore, we introduce an additional penalty, depending upon the difference between the number of hardware operations and the total operations (lines 8-9). Further, if the core frequencies that will support \( n_{h,i} \) are lesser than the minimum frequency \( (f_{\text{min}}) \), or larger than the maximum frequency \( (f_{\text{max}}) \), it will also result in increasing the cost of the function (bounded frequencies, line 10-11, equation (5)). Once the cost of the function \( v \) is determined, it is compared with the previous costs and algorithm moves in the direction of the lowest cost.

Note that in our proposed approach, the cores and the accelerator populate their caches and scratchpad respectively by fetching the data directly from the external memory. Further, even if the size of data processed by a core and the accelerator is equal, the accelerator will still generate higher throughput, due to its custom logic implementation.

### IV. EXPERIMENTAL SETUP AND EVALUATIONS

For testing our proposed approach, x86 based Sniper many-core simulator [19] is used. This simulator is also coupled to McPAT [20] power estimation framework, which is used for generating power and energy numbers. For evaluation purposes, we focus on the image and video related applications, due to their high complexity. Additionally, these applications process the image as set of blocks, have a high tendency to benefit from parallelization, and have a tight deadline constraint, defined as frames per second \( (fps, \text{frames that must be processed in one second}) \). Therefore, tasks of such applications are
suitable candidates for accelerators. In the following, we briefly describe the accelerator used in this work.

4×4 Mean/Variance: For illustrative purposes, the mean and variance computation application is considered. This application will fetch a block of 4×4 pixels from the image and generate the mean and variance of the region. This type of block-based variance computation is significant for texture classification and efficient image/video compression. For this task, our simulations show that \( c_v=492 \) and \( c_w=70 \). The image is stored in the external memory. The cores process different sized parts of the same image and the arbiter partially shares the workload of each core, by allocating it the hardware accelerator according to our proposed scheme. A part of image is brought to the internal SRAM scratchpad of the accelerator. Further, if the size of the image a core needs to process or \( f\text{ps} \) requirement increases, the number of tasks per second (\( n_t \)) also increases, and thus, more power and/or accelerator schedule should be allocated to that core. Table I shows the resource consumption of implementing the accelerator on an Altera’s Arria II GX260 FPGA.

Fig. 5 shows the relationship of the power consumed by the system, by changing the \( f\text{ps} \) and the total number of cores competing for the hardware accelerator. For this evaluation, a FullHD image of size 1920×1080 pixels is considered, and regions of this image are distributed among the applications. This way, the total number of operations per second (\( n_t \)) of each application are different, and thus, the accelerator demand varies for all these applications. Further, we consider \( f_t=250 \text{sec} \) and \( f_w=100\text{MHz} \).

Fig. 6(a) shows an example distribution of the hardware accelerator to the cores. Notice that some of the cores (e.g. 2-4) mostly run their tasks on the software. Further, summation of the time consumed by the hardware accelerator will be almost equal to \( n_t \), which shows that the accelerator is 100% utilized. Fig. 6(b) shows the corresponding frequencies of the cores for the proposed schedule. The cores with considerable accelerator allocation are usually running at a much lower frequency. Additionally, the frequency of a core also depends upon \( n_t \) and a larger \( n_t \) either requires more offloading or a higher core frequency, determined by our optimization algorithm given in Fig. 4.

V. CONCLUSION

This work addresses the problem of allocating a shared hardware accelerator to multiple applications such that the deadlines of all applications are met and the power consumption of the system is minimized. Specifically, we propose an accelerator allocation scheme, which allocates the hardware accelerators to the applications, in a round-robin fashion, for different time intervals. This way, a core which can offload its tasks to the accelerator can be darkened, and save power and lower its temperature. In addition, the frequencies of the competing cores are tuned by deriving a constrained optimization problem such that the total system power is minimized.

ACKNOWLEDGEMENT

This work was partly supported by the German Research Foundation (DFG) as part of the Transregional Collaborative Research Centre “Invasive Computing” [SFB/TR 9]; http://invasic.de.

REFERENCES