Floating Point Acceleration for Stream Processing Applications in Dynamically Reconfigurable Processors

Karlsruhe Institute of Technology, Chair for Embedded Systems
Lars Bauer, Artjom Grudnitsky, Marvin Damschen, Srinivas Rao Kerekare and Jörg Henkel
{lars.bauer, grudnitsky, marvin.damschen, srinivas.kerekare, henkel}@kit.edu
Invited Special Session Paper at ESTIMedia 2015

Runtime reconfigurable processors provide a large degree of flexibility that allows them to dynamically adapt to different applications and requirements. They couple a standard processor with a runtime reconfigurable fabric (like an embedded FPGA) to offload computationally intensive kernels.

In this paper we present the design and architecture of a flexible accelerator for floating point operations in stream processing applications. To integrate it in an existing reconfigurable processor, the different frequencies between the sequential processor (high frequency) and parallel accelerators (low frequencies) have to be managed. The results show 63.70× and 3.85× better performance-per-area efficiency when using our accelerator and the reconfigurable processor compared to the baseline processor with a soft-float implementation and a high-performance floating point unit, respectively.

I. INTRODUCTION

Reconfigurable processors combine the idea of design-time optimized accelerators and runtime flexibility by using a runtime reconfigurable fabric. That makes them suitable for different types of application domains, especially as accelerators for new applications can be developed and integrated even after the actual processor is deployed. Streaming applications are particularly suitable as they combine a limited degree of control flow with large degree of data-level parallelism, which is beneficial for accelerators. Several streaming applications only perform integer operations (e.g. H.264), but many algorithms also use floating point arithmetic, which is computationally more challenging.

In this paper we investigate the suitability to accelerate floating point arithmetic in an existing reconfigurable processor, the i-Core [1], that was designed and implemented for integer accelerators. The goal of the i-Core was not to optimize for streaming applications or to support floating point operations, but it was meant to be a general-purpose reconfigurable processor that should provide support for many types of compute-intensive applications. Its runtime system performs dynamic runtime reconfiguration to automatically provide the most suitable accelerators for the executed applications. In this paper we take advantage of the provided flexibility and present the design and architecture of a multi-mode accelerator for floating point operations, with a special focus on the challenges addressed to integrate it in the existing reconfigurable i-Core processor.

II. i-CORE RECONFIGURABLE PROCESSOR

The i-Core is a reconfigurable processor, capable of loading application-specific accelerators at runtime in order to improve execution speed. Each application can deploy its own accelerators, which provides for a high degree of flexibility, as the accelerators can be developed even after the processor is deployed and in use. The i-Core architecture (shown in Figure 1) is based on a general-purpose RISC core pipeline that is tightly coupled with a reconfigurable fabric, i.e. a special area that contains runtime reconfigurable regions (embedded FPGAs) to house the accelerators. The fabric also provides memory ports to access the memory hierarchy and an interconnect for communication between the accelerators. In contrast to simpler reconfigurable architectures that only support a single reconfigurable accelerator at a time, using a multi-accelerator fabric supports far more dynamic use scenarios: (i) demanding computational kernels can be fully offloaded onto the fabric by combining multiple accelerators, (ii) in multi-tasking scenarios task switching is very fast, as the fabric can hold accelerators for multiple tasks [2], (iii) the fabric can be shared between multiple cores, which extends the benefits of reconfigurable accelerators to the whole system [3].

In order to support such a degree of flexibility, the fabric interconnect needs to be highly configurable, e.g. allowing one accelerator to retrieve input data via a memory port in cycle , processing it in cycle , and forwarding the results to a second accelerator in cycle . The i-Core supports this via μOps that control the configuration of the fabric interconnect and memory ports. An application therefore uses a μProgram (i.e. sequence of μOps) along with the accelerators for the kernels that should be run on the fabric.

The fabric interconnect can result in long combinatorial paths, thus the fabric frequency is lower than that of the GPP core. However, lowering the frequency of the fabric would also lower the frequency of the accelerators, even though especially integer accelerators can have much shorter critical paths. Instead, the reconfigurable fabric is operated at the frequency of the GPP core, but each μOp is a multicycle operation with a configurable duration of cycles. This allows an accelerator to internally operate at a higher frequency than the fabric interconnect, while at the same time simplifying the connectivity to the GPP core.

III. DESIGN OF THE FLOATING POINT ACCELERATOR

Scale-invariant feature transform (SIFT) feature matching is part of object recognition applications and involves thousands of floating point subtractions and multiplications. The complex datapath required for its floating point arithmetic and its memory bound characteristic make SIFT a good candidate for acceleration on the i-Core fabric and we use it as an example to develop a flexible accelerator that supports multiple operation modes.

To accelerate SIFT feature matching on the i-Core, the reconfigurable FMAV (floating point multiply-accumulate-vector) accelerator was designed. Figure 2 shows its block level architecture. The interface to the accelerator is compliant to the fabric interconnect of the i-Core and comprises of two 32 bit inputs, one 32 bit output, 6 bit control inputs and the clock signal. The FMAV accelerator performs...
single precision floating point operations and supports 12 operation modes. This allows flexible combinations of multiplication, addition and subtraction with optional storing of the result in a register.

Due to the long critical path of some FMAV modes (e.g. multiply \rightarrow add \rightarrow register), the accelerator’s latency is nearly two times longer than the existing integer accelerators. Rather than configuring the μOps to last twice as long in case they use FMAV, we decided to internally pipeline FMAV, i.e. each FMAV operation lasts for 2 μOps, where the first μOp starts it and the second μOp may start another operation, while the first FMAV finishes at the same time. In our current prototype, each μOp lasts for 3 clock cycles and thus the latency of one FMAV operation is 6 clock cycles, while a new input can be provided every 3 clock cycles.

Depending on the FMAV mode, input data may come either from the interconnect or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder optionally be stored in the register to serve as an input for the MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3).

Fig. 2: FMAV Architecture

![FMAV Architecture](image)

Fig. 3: FMAV Schedule of a MAC operation

single precision floating point operations and supports 12 operation modes. This allows flexible combinations of multiplication, addition and subtraction with optional storing of the result in a register.

Due to the long critical path of some FMAV modes (e.g. multiply \rightarrow add \rightarrow register), the accelerator’s latency is nearly two times longer than the existing integer accelerators. Rather than configuring the μOps to last twice as long in case they use FMAV, we decided to internally pipeline FMAV, i.e. each FMAV operation lasts for 2 μOps, where the first μOp starts it and the second μOp may start another operation, while the first FMAV finishes at the same time. In our current prototype, each μOp lasts for 3 clock cycles and thus the latency of one FMAV operation is 6 clock cycles, while a new input can be provided every 3 clock cycles.

Depending on the FMAV mode, input data may come either from the interconnect or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder optionally be stored in the register to serve as an input for the MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3). Results from the multiplier or adder can enter the pipeline or the internal register (controlled by the left four MUXes in Figure 3).

Fig. 2: FMAV Architecture

![FMAV Architecture](image)

Fig. 3: FMAV Schedule of a MAC operation

SIFT feature matching and matrix multiplication. Table II shows the execution times for the kernels using the i-Core with our accelerator in comparison to using the LEON3 High Performance Floating Point Unit (FPU-HP), the non-pipelined FPU-Lite, and a version compiled with the soft-float library.

TABLE II: Execution times in ms on different LEON3 configurations and the i-Core

<table>
<thead>
<tr>
<th>Accelerator</th>
<th>LEON3 soft-float</th>
<th>LEON3 FPU-Lite</th>
<th>LEON3 FPU-HP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Matrix Multiplication</td>
<td>370.194</td>
<td>14.473</td>
<td>8.454</td>
</tr>
<tr>
<td>SIFT Comparison</td>
<td>1.172</td>
<td>0.113</td>
<td>0.050</td>
</tr>
</tbody>
</table>

The area overhead of the i-Core and the two LEON3s with hardware FPUs compared to a LEON3 without FPU (soft-float) is shown in Table III. The i-Core is based on the LEON3 and includes all i-Core extensions (μProgram Memory, Memory Arbiter, and bistream loader) and the reconfigurable fabric (including 5 Reconfigurable Accelerators with DSPs and the interconnect) as shown in Figure 1.

Fig. 4: Area efficiency of different LEON3 configurations and the i-Core

![Area efficiency of different LEON3 configurations and the i-Core](image)

The area overhead of the i-Core and the two LEON3s with hardware FPU-Lite and FPU-HP is 3.85× better than the LEON3 FPU-Lite and 63.70× better than the LEON3. These application-specific optimizations are possible due to the large flexibility that is offered by the reconfigurable fabric. In addition to the presented floating point accelerator, the i-Core can also be reconfigured at runtime to support a variety of integer accelerators (e.g. for cryptography, audio/video/image processing) without the need to modify the i-Core itself [1–3].

ACKNOWLEDGMENTS

This work was supported by the German Research Foundation (DFG) as part of the Transregional Collaborative Research Center “Invasive Computing” (SFB/TR 89). We thank Eduard Maier for his contribution on the accelerator implementation.

REFERENCES


